

1:1 AND 1:2 REGISTERED BUFFER WITH 1.8V SSTL I/O

1

IDT74SSTU32864/A

FEATURES:

- 1:1 and 1:2 registered buffer
- 1.8V Operation
- · SSTL_18 style clock and data inputs
- · Differential CLK input
- · Control inputs compatible with LVCMOS levels
- · Flow-through architecture for optimum PCB design
- Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- Available in 96-pin LFBGA package

APPLICATIONS:

- · Ideally suited for DDR2 DIMM registered applications
- · SSTU32864 is optimized for DDR2 Raw Cards B and C R-DIMMs
- SSTU32864A is optimized for DDR2 Raw Card A R-DIMMs
- Along with CSPU877, zero delay PLL clock buffer, provides complete solution for DDR2 DIMMs

DESCRIPTION:

The SSTU32864/A is a 25-bit 1:1 / 14-bit 1:2 configurable registered buffer designed for 1.7V to 1.9V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8V CMOS drivers that have been optimized to drive the DDR2 DIMM load.

The SSTU32864/A operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and $\overline{\text{CLK}}$ going low.

The C0 input controls the pinout configuration of the 1:2 pinout from the A configuration (when low) to B configuration (when high). The C1 input controls the configuration from the 25-bit 1:1 (when low) to 14-bit 1:2 (when high).

This device supports low-power standby operation. When the reset input (RESET) is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low all registers are reset, and all outputs are forced low. The LVCMOS RESET and Cx inputs must always be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, **RESET** must be held in the low state during power up.


In the DDR2 DIMM application, $\overline{\text{RESET}}$ is specified to be completely asynchronous with respect to CLK and $\overline{\text{CLK}}$. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of a reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the SSTU32864/A must ensure that the outputs will remain low, thus ensuring no glitches on the outputs.

The device monitors both DCS and CSR inputs and will gate the outputs from changing states when both DCS and CSR inputs are high. If either DCS or CSR input is low, the device will function normally. The RESET input has priority over the DCS control and will force the inputs low. If the DCS control functionality is not desired, then the CSR input can be hardwired to ground, in which case the set-up time requirement for DCS would be the same as for the other D data inputs.

The IDT logo is a registered trademark of Integrated Device Technology, Inc. COMMERCIAL TEMPERATURE RANGE

COMMERCIALTEMPERATURERANGE

FUNCTIONAL BLOCK DIAGRAM (1:2)



PIN CONFIGURATION (TYPE A)

6	QCKEB	Q2B	Q3B	QODTB	Q5B	Q6B	C0	QCSB	Zol	Q8B	Q9B	Q10B	Q11B	Q12B	Q13B	Q14B
5	QCKEA	Q2A	Q3A	QODTA	Q5A	Q6A	C1	QCSA	Zон	Q8A	Q9A	Q10A	Q11A	Q12A	Q13A	Q14A
4	VDD	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	Vdd
3	VREF	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	Vref
2	NC	NC	NC	NC	NC	NC	RESET	DCS	CSR	NC	NC	NC	NC	NC	NC	NC
1	DCKE	D2	D3	DODT	D5	D6	NC	CLK	CLK	D8	D9	D10	D11	D12	D13	D14
	A	В	С	D	Е	F	G	Н	J	К	L	М	Ν	Р	R	T

96-PIN LFBGA 1:2 REGISTER (TYPE A, FRONTSIDE) TOP VIEW


PIN CONFIGURATION (TYPE B)

6	Q1B	Q2B	Q3B	Q4B	Q5B	Q6B	C0	QCSB	ZOL	Q8B	Q9B	Q10B	QODTB	Q12B	Q13B	QCKEB
5	Q1A	Q2A	Q3A	Q4A	Q5A	Q6A	C1	QCSA	Zон	Q8A	Q9A	Q10A	QODTA	Q12A	Q13A	QCKEA
4	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	VDD	GND	Vdd	VDD
3	VREF	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	Vref
2	NC	NC	NC	NC	NC	NC	RESET	DCS	CSR	NC	NC	NC	NC	NC	NC	NC
1	D1	D2	D3	D4	D5	D6	NC	CLK	CLK	D8	D9	D10	DODT	D12	D13	DCKE
	А	В	С	D	E	F	G	Н	J	К	L	М	N	Р	R	T

96-PIN LFBGA 1:2 REGISTER (TYPE B, BACKSIDE) TOP VIEW

COMMERCIALTEMPERATURERANGE

FUNCTIONAL BLOCK DIAGRAM (1:1)



4


PINCONFIGURATION

6	NC	Q15	Q16	NC	Q17	Q18	C0	NC	ZOL	Q19	Q20	Q21	Q22	Q23	Q24	Q25
5	QCKE	Q2	Q3	QODT	Q5	Q6	C1	QCS	Zон	Q8	Q9	Q10	Q11	Q12	Q13	Q14
4	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	VDD	GND	Vdd	Vdd
3	Vref	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	GND	Vdd	Vref
2	NC	D15	D16	NC	D17	D18	RESET	DCS	CSR	D19	D20	D21	D22	D23	D24	D25
1	DCKE	D2	D3	DODT	D5	D6	NC	CLK	CLK	D8	D9	D10	D11	D12	D13	D14
I	А	В	С	D	E	F	G	Н	J	К	L	М	Ν	Р	R	Т

*Rows 3 and 4 are reserved for VDD and GND.

96-PIN LFBGA 1:1 REGISTER TOP VIEW

96 BALL LFBGA PACKAGE ATTRIBUTES



FUNCTION TABLE (EACH FLIP-FLOP) (1)

			Inputs			Qx	QCSx	QODTx, QCKEx
RESET	DCS	CSR	CLK	CLK	Dx, DODT, DCKE	Outputs	Output	Outputs
Н	L	L	\uparrow	\downarrow	L	L	L	L
Н	L	L	\uparrow	\downarrow	Н	Н	L	Н
Н	L	L	L or H	L or H	Х	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾
Н	L	Н	\uparrow	\downarrow	L	L	L	L
Н	L	Н	\uparrow	\downarrow	Н	Н	L	Н
Н	L	Н	L or H	L or H	Х	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾
Н	Н	L	\uparrow	\downarrow	L	L	Н	L
Н	Н	L	\uparrow	\downarrow	Н	Н	Н	Н
Н	Н	L	L or H	L or H	Х	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾
Н	Н	Н	\uparrow	\downarrow	L	Q ₀ ⁽²⁾	Н	L
Н	Н	Н	\uparrow	\downarrow	Н	Q ₀ ⁽²⁾	Н	Н
Н	Н	Н	L or H	L or H	Х	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾
L	X or Floating	L	L	L				

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

 \uparrow = LOW to HIGH

 \downarrow = HIGH to LOW

2. Output level before the indicated steady-state conditions were established.

MODE SELECT

C0	C1	Device Mode
0	0	1:1 25-bit to 25-bit
0	1	1:214-bit to 28-bit, Front (Type A)
1	0	Reserved
1	1	1:214-bit to 28-bit, Back (Type B)

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description		Max.	Unit
Vdd	Supply Voltage Range		–0.5 to 2.5	V
VI ^(2,3)	Input Voltage Range		–0.5 to 2.5	V
V0 ^(2,3)	Output Voltage Range	-0.5 to VDD +0.5	V	
Ік	Input Clamp Current	nput Clamp Current VI < 0		mA
		VI > VDD		
Іок	Output Clamp Current	Vo < 0	±50	mA
		Vo > Vdd		
lo	Continuous Output Curr	rent,	±50	mA
	Vo = 0 to VDD			
Vdd	Continuous Current thro	ougheach	±100	mA
	VDD or GND			
Tstg	Storage Temperature R	ange	-65 to +150	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.

3. This value is limited to 2.5V maximum.

Terminal	Electrical	
Name	Characteristics	Description
GND	GroundInput	Ground
Vdd	1.8V nominal	Power Supply Voltage
Vref	0.9V nominal	Input Reference Voltage
Zон ⁽¹⁾	Input	Reserved for future use
Zol ⁽¹⁾	Input	Reserved for future use
CLK	Differential Input	Positive Master Clock Input
CLK	Differential Input	Negative Master Clock Input
Сх	LVCMOS Input	Configuration Control Inputs
RESET	LVCMOS Input	Asynchronous Reset Input. Resets registers and disables VREF data and clock differential-input receivers.
$\overline{\text{CSR}}$, $\overline{\text{DCS}}$	SSTL_18Input	Chip Select Inputs. Disables outputs Dx switching when both inputs are HIGH.
Dx	SSTL_18Input	Data Input. Clocked in on the crossing of the rising edge of CLK and the falling edge of CLK.
DODT	SSTL_18Input	The outputs of this register bit will not be suspended by the DCS and CSR controls
DCKE	SSTL_18Input	The outputs of this register bit will not be suspended by the D $\overline{\text{CSR}}$ and $\overline{\text{CSR}}$ controls
Qx	1.8V CMOS	Data Outputs that are suspended by the DCS and CSR controls
QCSx	1.8V CMOS	Data Output that will not be suspended by the D \overline{CS} and \overline{CSR} controls
QODTx	1.8V CMOS	Data Output that will not be suspended by the D $\overline{\text{CSR}}$ and $\overline{\text{CSR}}$ controls
QCKEx	1.8V CMOS	Data Output that will not be suspended by the D \overline{CS} and \overline{CSR} controls

TERMINAL FUNCTIONS (ALL PINS)

NOTE:

1. The signals will be left unconnected.

COMMERCIAL TEMPERATURE RANGE

OPERATING CHARACTERISTICS, TA = $25^{\circ}C^{(1,2)}$

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vdd	Supply Voltage		1.7	—	1.9	V
Vref	Reference Voltage	0.49 * VDD	0.5 * Vdd	0.51 * Vdd	V	
Vtt	Termination Voltage	Vref-40mV	Vref	Vref+ 40mV	V	
Vi	Input Voltage		0	—	Vdd	V
Vih	AC High-Level Input Voltage	Data Inputs	VREF+ 250mV	—	—	V
VIL	AC Low-Level Input Voltage	Data Inputs	—	_	Vref-250mV	V
Vih	DC High-Level Input Voltage	Data Inputs	VREF+ 125mV	—	—	V
VIL	DC Low-Level Input Voltage	Data Inputs	—	—	Vref-125mV	V
Vih	High-Level Input Voltage	RESET, Cx	0.65 * VDD	_	—	V
VIL	Low-Level Input Voltage	RESET, Cx	—	—	0.35 * VDD	V
VICR	Common Mode Input Voltage	CLK, CLK	0.675	—	1.125	V
Vid	Differential Input Voltage	CLK, CLK	600	—	—	mV
Іон	High-Level Output Current	-	—	_	TBD	mA
Iol	Low-Level Output Current		—	—	TBD	
TA	Operating Free-Air Temperature		0	—	70	°C

NOTES:

1. The RESET and Cx inputs of the device must be held at valid levels (not floating) to ensure proper device operation.

2. The differential inputs must not be floating unless $\overline{\text{RESET}}$ is LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = 0° C to + 70° C, VDD = $1.8V \pm 0.1V$

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Vон		VDD = 1.7V to 1.9V, IOH = – ТВD mA		TBD	—	_	V
Vol		VDD = 1.7V to 1.9V, IOL = TBD mA	-	_	TBD	V	
li	All Inputs	VI = VDD or GND		_	—	±5	μA
Idd	Static Standby	IO = 0, VDD = 1.9V, \overline{RESET} = GND	Io = 0, VDD = 1.9V, RESET = GND			100	μA
	Static Operating	IO = 0, VDD = 1.9V, $\overline{\text{RESET}}$ = VDD, VI = VIH (AC) or V	IO = 0, VDD = 1.9V, RESET = VDD, VI = VIH (AC) or VIL (AC)			TBD	mA
IDDD	Dynamic Operating	IO = 0, VDD = $1.8V$, $\overline{\text{RESET}}$ = VDD, VI = VIH (AC) or V	/IL (AC),	_	-	_	µA/Clock
	(Clock Only)	CLK and CLK Switching 50% Duty Cycle.					MHz
		$IO = 0$, $VDD = 1.8V$, $\overline{RESET} = VDD$,	1:1 Mode	-	_	_	
	Dynamic Operating	$VI = VIH (AC) \text{ or } VIL (AC), CLK \text{ and } \overline{CLK} \text{ Switching at}$					µA/Clock
	(Per Each Data Input)	50% Duty Cycle. One Data Input Switching at	1:2 Mode	_	-	_	MHz/Data
		Half Clock Frequency, 50% Duty Cycle.					Input
	DataInputs	$VI = VREF \pm 250mV$		2.5	—	3.5	
Сі	CLK and CLK	VICR = 0.9V, VID = 600mV		2	_	3	рF
	RESET	VI = VDD or GND		_	_	_	

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

			Vdd = 1.8	V ± 0.1V	
Symbol	Parameter		Min.	Max.	Unit
f CLOCK	Clock Frequen	су	—	270	MHz
tw	Pulse Duration	, CLK, CLK HIGH or LOW	1	-	ns
tact ^(1,2)	Differential Inpu	ts Active Time	—	TBD	ns
tinact ^(1,3)	Differential Inpu	ts Inactive Time	—	TBD	ns
		DCS before CLK↑, CLK↓, CSR HIGH	0.7	_	
tsu	SetupTime	D CS before CLK↑, CLK ↓, CSR LOW	0.5	—	ns
		DODT, \overline{CSR} , Data, and DCKE before CLK \uparrow , $\overline{CLK}\downarrow$	0.5	—	
ħ	Hold Time	Data, D \overline{CS} , \overline{CSR} , DCKE, and DODT after CLK \uparrow , $\overline{CLK}\downarrow$	0.5	_	ns

NOTES:

1. This parameter is not production tested.

2. Data and VREF inputs must be low a minimum time of tACT max, after RESET is taken HIGH.

3. Data, VREF, and clock inputs must be held at valid levels (not floating) a minimum time of tINACT max, after RESET is taken LOW.

SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED) ⁽¹⁾

		Vdd = 1	.8V ± 0.1V	
Symbol	Parameter	Min	Max.	Unit
f MAX		270	—	MHz
tPDM ⁽²⁾	CLK and CLK to Q	1.41 ⁽³⁾	2.15 ⁽³⁾	ns
tPDMSS ^(2,4)	CLK and CLK to Q (simultaneous switching)	—	2.35 ⁽³⁾	ns
t RPHL	RESET to Q	—	3	ns
dV/dt_r	Output slew rate from 20% to 80%	1	4	V/ns
dV/dt_f	Output slew rate from 20% to 80%	1	4	V/ns
dV/dt_ $\Delta^{(5)}$	Output slew rate from 20% to 80%	—	1	V/ns

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS.


2. Includes 350ps of test load transmission line delay.

3. For reference only. Final values to be determined.

4. This parameter is not production tested.

5. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

TEST CIRCUITS AND WAVEFORMS (VDD = 1.8V ± 0.1V)





Voltage Waveforms - Setup and Hold Times


NOTES:


- 1. CL includes probe and jig capacitance.
- 2. IDD tested with clock and data inputs held at VDD or GND, and IO = 0mA
- 3. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Zo = 50 Ω , input slew rate = 1 V/ns \pm 20% (unless otherwise specified). 4. The outputs are measured one at a time with one transition per measurement.
- 5. VTT = VREF = VDD/2
- 6. VIH = VREF + 250mV (AC voltage levels) for differential inputs. VIH = VDD for LVCMOS input.
- 7. VIL = VREF 250mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input.
- 8. $V_{ID} = 600 mV$.
- 9. TPLH and TPHL are the same as TPDM.


TEST CIRCUITS AND WAVEFORMS (VDD = 1.8V ± 0.1V)











Voltage Waveforms: Low-to-High Slew-Rate Adjustment

····· Vol


20%

Output

NOTES:

- 1. CL includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Zo = 50 Ω , input slew rate = 1 V/ns \pm 20% (unless otherwise specified).

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* logichelp@idt.com (408) 654-6459